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We present experimental results on elementary phase-mode Josephson circuits whose 
combinations enable us to construct a total data processing system which is expected to be 
superior to the ordinary voltage-mode Josephson computer in several respects. In the phase-
mode system a device depends for its operation on the existence of many stable states di.ffering 
from one another by integer multiples of 211" in the phase plane. The total system is considered 
to be a prototype of quantum computer systems where physical quantum states are employed 
as logic states of information processing. By using the fabricated elementary circuits composed 
of SQUIDs and two types of branching points we have experimentally confirmed AND, FAN-
OliT, fAN-IN operations, etc. We have also proposed an INHIBIT circuit, and presented the 
experimental results on the INHIBIT circuit. 
I. INTRODUCTION 
A superconducting Josephson computer system has 
great potential as one of the future computer systems be-
cause of its high-speed switching time (~1O ps) and low-
power dissipation ( - 500 n W per circuit). I To realize ultra-
high-performance computers dense packaging is required to 
avoid the propagation delay of signals due to the maximum 
light velocity. A problem in dense packagings with current 
and projected semiconductor large-scale integration (LSI) 
circuits of sufficiently high performance arises due to the 
high levels of power dissipated on chips during circuit oper-
ation. Although future miniaturization of semiconductor 
circuits will reduce power dissipation per circuit, it will not 
alleviate this problem in semiconductor technology, since 
the density of circuits would go up faster than the rate with 
which the power per circuit decreases, thus causing the chip 
power deusity to remain high, especially when higher 
switching speed is demanded. 
Since the power dissipation of Josephson circuits, for 
current experimentai circuits, is more than three orders of 
magnitude smaller than for semiconductor devices, they 
may not suffer from this problem. Low dissipation also per-
mits resistive termination of all strip lines on-chip. The low 
operating temperature of Josephson circuits allows the use 
of superconducting strip lines and ground planes with zero 
electrical resistance. The thermal energy is about 100 times 
smaller at 4 K than at 360-380 K where semiconductor cir-
cuits are operated. This corresponds to a smaner thermally 
induced electrical noise, and helps to maintain a good signal-
to-noise ratio even when signal bandwidth is increased and 
signal energy is reduced. 
We have presented a phase-mode system, a model of 
Josephson computer systems in which quantized vertices ac-
companied by magnetic flux (fluxons) are employed as in-
formation bits, and in which all logic functions are achieved 
by interactions between tluxons.2 In contrast, ordinary vol-
tage-mode system operations are based on the existence of 
two stable current carrying states at V = 0 and V = Vgap I 
(Vgap is the voltage corresponding to the superconducting 
gap energy.) The phase-mode system is superior in power 
dissipation by more than two orders to the voltage-mode 
system, and it has a faster switching time than that of the 
voltage mode.J The voltage-mode circuits are used in the so-
called "latching" mode of operation in which they have to be 
reset in each cycle by reducing bias currents. On the other 
hand the phase-mode operation does not require any reduc-
tions of the bias currents, and therefore is free from punch-
through phenomena.4 The voltage-mode logic gates are cur-
rent-controlled devices which are switched by currents 
through their control windings. These circuit operations in 
the voltage-mode might lead to complex changes of current 
paths and therefore complex changes of magnetic fields sur-
roundiug the circuits. These changes of magnetic fields, the 
main cause of the circuit errors, induce the flux trappings in 
the circuits. On the other hand the phase-mode logic gates 
are fiuxon-controHed devices, which are switched by flux-
ons. This circuit operation does not induce complex changes 
of current paths. The voltage-mode system requires the gap 
voltage ( -m V) to distinguish logic states, while the phase-
mode system does not require any de voltage. Logic states 
are distinguished by the number of fluxons in the phase-
mode system. The f!.uxon number is conserved inside the 
superconducting circuits. A biased Josephson transmission 
line (JTL) is an active transmission Hne for fluxon propaga-
tions, and propagating directions of ftuxon are decided by 
the bias current direction and the polarity of the fiuxon when 
a fluxon propagates on this line. A propagating ftuxon 
causes a _lOops and -lOO-ttV voltage pulse. But in static 
states no voltage and thus no power dissipation is associated 
with the fiuxon because it consists of the superconducting 
current vortex. The use of these particlelike characteristics 
on the active transmission li.nes (JTLs) would remove the 
uncertainty of the binary identity in a data processing sys-
tem. Also, one can easily construct storage circuits or mem-
ory ci.rcuits with them. To achieve complete phase-mode 
operations, at least two kinds of branches of the JTL and a 
universal operator constructed by JTLs is required.2•5 We 
have already reported the experimental results for a fluxon-
antifluxon annihilation on a JTL <> and a I'AN-OUT operation 
(ftuxon creation) of one kind of JTL branch. 7 
In this paper we present experimental results of two 
kinds of branch circuits composed of discrete Josephson 
transmission lines which show AND, FAN-OUT, FAN-IN oper-
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ations, and switching operations for propagating direction of 
ftuxons. Next we discuss the IeF (INHIBIT controlled by a 
ftuxon) gate which is one of the universal operators in Boo-
lean algebra. We also present preliminary experimental re-
sults for the IeF gate composed ofthe two kinds of branch 
circuits. These experimental results show that the phase-
mode logic elements perform expected functions, and the 
combinations ofthe elements would enable us to construct a 
total logic system. The phase-mode Josephson LSI circuit 
chips, although quite different in their principle of oper-
ation, can be fabricated similarly to the voltage-mode Jo-
sephson LSI chips.8.9 A data processor of the phase mode is 
estimated to be superior in processing speed, information 
density, and power loss to the ordinary voltage-mode sys-
tem. to The total system is considered to be a prototype of the 
future quantum computer systems where physical quantum 
states are employed as logic states of information processing 
in a molecular device, the ultimate device of miniaturization. 
II. TWO BRANCHES AND THEIR COMBINATION 
In order to achieve aU necessary logic functions by using 
interactions between ftuxons, one has to investigate the var-
ious characteristics of fluxons on the Josephson transmis-
sion lines (JTLs). The JTL we use is discrete as shown in 
Fig. 1, because the discrete ITL is convenient for construct-
ing line branches. We have already proposed5 the two kinds 
of branch circuits shown in Fig. 1. AU logic functions can be 
made by using the two branch circuits.2 The fonowing phase 
relations hold, respectively, at the first and the second 
branch points in Fig. 1, 
¢>llbP = ¢2lbp = .. , = ¢NlbP' 
N 
(1) 
L tPilbp = 2rrn (n is an integer) , (2) 
i.::...-,l 
where rPi is the phase difference of the ith line branch, and N, 
the number of branches, is 3 in the following experiments. 
From these equations we call the first branch the "phase-
conserving branch (p.c. branch)," and the second branch 
the "phase-distributing branch (p.d. branch)." 
The expected behavior of a fluxon at the p.c. branch 
circuit is as follows. 
( 1) The propagating fluxon stops at the p.c. branch 
point, when the speed of the fluxon is below a critical value. 5 
The resting fluxon can be reset by the second fiuxon which is 
sent to the branch point through the second line. Then two 





son transmission line (a), 
phase-conserving branch 
(b), and phase-distribut-
ing branch (c). 
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line as one fluxon ("SET and RESET" operation or "AND" 
operation) . 
(2) The single fluxon propagating into anyone branch 
of the p.c. branch point will initiate a single fluxon on each of 
the two connected branches under the requirement of the 
magnetic flux continuity, when the fluxon has enough kinet-
ic energy ("FAN-OUT" operation or fluxon creation). We 
have already reported the experimental results confirming 
the second expected behavior ("FAN -OUT") . 7 In that experi-
ment our Josephson sampler caught the fluxon waveform 
and confirmed that a single fiuxon input initiated a single 
fiuxon on each of the other two branches. These characteris-
tics can be used as a FAN-OUT operation or a bit creation in 
logic systems. 
The expected behavior of a fluxon at the p.d. branch 
circuit is as follows. 5 
(1 )When a single fluxon of an intermediate kinetic en-
ergy propagates on anyone line toward the p.d. branch 
point, it will initiate a single fluxon on only one of the con-
nected lines. Namely, the initial fluxon will be led to only one 
of the connected lines ("line selection" ). This behavior can 
be used as a switching operation for propagating directions 
of ftuxons or a FAN-IN operation in logic systems. 
(2). When the initial fiuxon has a small kinetic energy 
(a small line bias current), it stops at the branch point. 
(3) When the initial fiuxon has a large kinetic energy (a 
large line bias current), it wi1l initiate a single fluxon on each 
ofthe two connected branches, and an antifiuxOll will be sent 
back to the input line (a pair creation). Namely a fiuxon-
antiftuxon pair is created under the requirement of the quan-
tum mechanical condition. 
The nonlinear switching device which is used in our log-
ic circuits (phase mode) is a Josephson junction. But the 
switching operations of the devices are different from those 
of the ordinary voltage-mode system. In the phase-mode sys-
tem the Josephson junction is used as a gate controlling the 
transit of a single magnetic flux quantum or a single fluxon 
which is localized in space and conserved as a whole. The 
propagating fiuxon causes ~ lOops voltage pulse. It might 
look difficult to have synchronization among plural signals 
of such a short duration to realize logic operations. How-
ever, this is not the case. Since a fluxon can be held at a 
particular point of space, such as a branching point during 
an arbitrary time interval, the fluxon may wait at the point 
for other fluxons to arrive for the interaction with it. This 
particlelike character would remove the uncertainty of the 
binary identity. It also means that a storage circuit or a mem-
ory circuit can be easily constructed. The phase-mode cir-
cuits possess the advantages that they do not require a main-
tenance of accurate voltage levels at various inter-
connections nor a precise coincidence of the pulses for the 
logical AND operation. So they have advantages in both de 
coupled and ac coupled logic circuits. They also have the 
permanent storage property offtuxons which provides a per-
manent delay and a bit storage. 
We have already reported the experimental and the nu-
merical results on the construction of basic logic circuits, for 
example AND, OR, and NOT, in our previous papers.2•10 But 
the combinations of the AND, OR, and NOT basic circuits are 
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not always desirable to make a large phase~mode system in 
terms of the practical circuit construction. It seems that one 
should take an INHIBIT circuit as the most basic circuit in the 
phase-mode system for the circuit simplicity. Of course it is 
dear that all logical functions can be constructed by the 
combination of INHIBIT circuits, because INHIBIT as well as 
NAND, NOR, and IMPLICATION are universal operations in 
terms of Boolean algebra. An INHIBIT circuit shown in Fig. 2 
is easily constructed by the combination of a p.c. branch 
circuit with a p.d. branch circuit. 
Figure 2 (a) shows an equivalent circuit of the INHIBIT 
circuit (INHIBIT controlled by fluxon; ICF gate). One input 
X and two outputs A and B compose a p.d. branch circuit. 
One output B and two inputs X and Y compose a p.c. branch 
circuit. A fluxon from input Y stops at the branch point, and 
it is kept trapped. A fluxon from input X is emitted from 
output A under the condition of no trapped fluxon from 
input Y (p.d. branch characteristics "line selection"). When 
a trapped fluxon from input Y exists, a fluxon from input X 
is combined with the trapped fiuxon, and it is emitted from 
output B (p.c. branch characteristics "AND"). Therefore the 
following logic functions are obvious, 
A =X'Y, B=X·Y. (3) 
Figure 2(b) shows the truth table of the ICF gate. "Re" in 
Fig. 2 means a reset terminal to eliminate a trapped flUXOD 
from Yby using an antiftuxon and pair annihilation charac~ 
teristics. When X = 0 and Y = 1, the trapped fluxon should 
be eliminated to recover the gate. The operation margin of 
the IeF gate is calculated by numerical simulations to be 
about 30% for the bias current used. 
III. EXPERIMENTAL RESULTS AND DISCUSSION 
There are two methods to detect a fluxon in the experi~ 
ments. The one method is to use a Josephson sampler.7 One 
can obtain a propagating fluxon waveform by using the Jo~ 
sephson sampler. Another method is to use a sense SQUID 
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FIG. 2. (a) INHIBIT con-
trolled by fiuxons (ICF 
gate), X and Yare inputs, A 
and B are outputs, Re is a re-
set terminal. (b) Truth table 
of the lCF gate. 
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latter method is conveni.ent for the confirmation of logic 
operations. We used the Josephson pulse generator for intro-
ducing a fiuxon into the circuit. The Josephson pulse gener~ 
ator comprises a three~junction SQUID and a single cou-
plingjunction. It is coupled to the end of the JTL through a 
coupling junction and a resistor. By using a Josephson 
sampler we observed propagating fiuxol1 waveform on a JTL 
to investigate the input characteristics of the Josephson 
pulse generator for the JTL. The JTL was fabricated on a Nb 
ground plane using Pb-alloy planar-junction technology for 
evaporation, liftoff, and rf plasma oxidation. The minimum 
linewidth is 4,um. Figure 3 (a) shows the observed waveform 
of a single fluxon propagating on the JTL without branches 
for four values of the line bias current. The critical current 
for the totaUTLis 12.9 rnA. No fiuxol1 is introduced into the 
JTL when the bias current is smaner than 7.46 rnA. And it 
can be seen from the figure that the large bias current causes 
a ftux~tlow state on the JTL. The waveform agrees with the 
result of the numerical simulation showl1 in Fig. 3(b). These 
detection and input systems have been used in the foHowing 
experiments. 
A. Phase conserving branch 
Figure 4 shows a photograph of the p.c. branch circuit. 
It was fabricated according to the same specification as the 
above mentioned JTL. To experimentally verify the first be-
havior ("AND") we have measured the p.c. branch circuit 
shown in Fig. 4. Each of the three JTL branches has nine 
junctions whose size is 4.4 X 4.4 pm2 • The spacings between 
the junctions are 60 j.tm. The tota.l critical current of the 
circuit is 6.5 rnA. Each discrete section of the Josephson line 
has a O.61-pH inductance and a 3.0-!l damping resistance. 
Each junction is shunted by a 0.6-.0 resistance. The configu~ 




FIG. 3. Ca) Experimentally ob-
tained waveforms of a propagat-
ing fiuxon on a discrete Joseph-
son transmission line UTI.) for 
four values of a line bias current; 
its waveform was measured with 
a Josephson sampler. (b) Nu-
merical result for the waveform 
of a fiuKon which is propagating 
on a JTL with a bias current I" 
= 8.37 rnA. It corresponds to 
the second experimental result in 
(a). 
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FIG. 4. Photograph of a fabricated p.c. branch circuit. 
current flow uniformly. The two branches of the line are 
used as inputs, and the third branch is used as an output. 
Figure S shows the experimental results of the func-
tional testing for the p.c. branch circuit. No Huxen is intro-
duced into the JTL from 0- to 2.70-mA line bias currents. 
The threshold value is mainly dependent upon the property 
of the input circuit. The first expected behavior ("AND" or 
"SET and RESET" operation) of the p.c. branch circuit is 
observed between 2.70- and 3.03-mA bias currents. The sec-
ond expected behavior ("PAN-OUT" operation) is observed 
between 3.03 and 3.10-mA bias current'>. The input trigger 
causes a finite steady voltage in the JTL between 3.10- and 
6.5-rnA bias currents which corresponds to a flux-flow state 
on the JTL. Figures Sea) and 5(b) show examples of the 
experimental data for AND and l'AN-OUT operations, respec-
tively, observed by using sense SQUIDs coupled to the JTL. 
output . 









i~put I AND IFAN-OUTI flow 
--2.70mA-3.03mA-3.10mA-
line bias current 
te) 
FIG. 5. Experimental results of an "AND" operation for a p.c. branch (a), of 
a "fAN-OUT" operation (b), and operation margin of the p.c. branch "s a 
function of the bias Cl.lYTent (c). 
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In the photographs the first line shows the bias current ofthe 
sense SQUID (fluxon detector) for the output detection, the 
second and third lines show the voltages of the two input 
Josephson pulsers (fluxon generators), respectively. A 
fluxon is introduced into the JTL at the rising voltage edge of 
the pulse generated by the input Josephson pulser. The 
fourth line shows the voltage in the fluxon detector; its vol-
tage appears at the timing of the rising edge of the second 
input pu!sein Fig. S(a).lt means that the first input ftuxon is 
held at the branch point until the arrival of the second input 
fluxon. On the other hand the detector voltage appears at the 
timing of the first input pulse in Fig. 5 (b). It means that the 
first input fiuxon is led to the output immediately without 
being trapped at the branch point. This result agrees with the 
numerical predictionS that the AND (SET and RESET) oper-
ation is performed at the lower bias current compared to the 
FAN-OUT operation. 
B. Phase distributing branch 
Figure 6 shows a photograph of the p.d. branch circuit 
which was fabricated according to the same specification as 
the p.c. branch circuit. To experimentally confirm the ex-
pected behavior we have measured the p.d. branch circuit 
shown in Fig. 6. The three JTL branches have 10, 11, and 11 
junctions, respectively. The size of each junction is 4.4 X 4.4 
jlm2 , and the spacing between junctions is 60 f..lm. Each dis-
crete section of the Josephson line has a O.65-pH inductance 
and a 3.1-0 damping resistance. The measured critical cur-
rents of the JTL branches are Icl = 4.2 rnA, Ic2 = 3.8 rnA, 
and Ie3 = 4.8 rnA, respectively. The first JTL branch (line 
1) is used as an input, and the other two JTL branches line 2 
and line 3 are used as two outputs. 
Figure 7 shows the experimental results of the func-
tional testing for the p.d. branch circuit as a function of the 
line bias currents. In Fig. 7 the horizontal and the vertical 
axes show the bias currents Ib2 andlb3 for two output lines, 
respectively. The bias currents Ib 1 for the input line in Fig. 
7(a) and for Fig. 7(b) are 2.40 and 3.03 rnA, respectively. 
The circles in Fig. 7 denote a single ftuxon propagating to the 
output line 2 only ("line selection" or "jJAN-IN"), and the 
triangles denote those to the output line 3 only ("line selec-
tion" or "PAN-IN"). The solid circles denote the parameter 
FIG. 6. Photograph of a fabricated p.d. branch circuit. 
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FIG. 7. Experimental re-
sults of operation margins 
of a p.d. branch as a func-
tion of two output-line bias 
currents In2 and I", for 
two values of the input-line 
bias current I" I which are 
2.40 and 3.03 rnA for (a) 
and (b), respectively. X, 
e,o , and f::, denote a flux-
flow state, a fluxoll-anti-
fluxon pair creation, an 
emission of a single fluxon 
from the output-line 2 only, 
and that from the output-
linc 3 only, respectively. 
values for which the signal detections are observed in both 
output lines; fluxon-antifl.uxon pair creations. The crosses 
denote the parameters for the occurrence afflux-flow states 
on the lines. 
It can be seen from Fig. 7 that an input fluxon is led only 
to one ofthe output line with limited bias current. The oper-
ation margin of this action (line selection) is 20%-25% for 
the line bias current. The threshold value of the bias currents 
for line selection can be roughly estimated as follows. A 
fiuxon is not introduced into a biased JTL when the phase of 
the end of the JTL is not over the input threshold phase, 
tPT = 17 - sin -ly , (4) 
where y=Ii; lIe (O<y < 1) is a normalized bias current. It is 
an unstable equilibrium point for a biased single pendulum. 
Since a biased JTL without any input signal should have the 
stable phase sin '. 1 y, a fluxon arriving at a p.d. branch point 
should be introduced to Hne 2 (or 3) when the following 
inequality is satisfied, 
tPOi + sin - ! Yi > tPr (i = 2 or 3) , (5) 
where ¢02 and tP03 are the phases given to line 2 and line 3 by 
the arriving fluxon, respectively. It is expected that an arriv~ 
al fluxon supplies each of the two connected lines with the 
same phase when the bias currents for lines 2 and 3 are equal, 
because lines 2 and 3 are equivalent. And it may be reasona~ 
ble that the ratio of </102 to 1;03 increases with an increasing 
bias current ratio of 110 2 to Ib 3. Hence we assume, 
(6) 
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(7) 
where O<Y2 < 1, O<Y3 < 1, and ,po, the phase of the input 
line, would normally depend on the velocity u( Yl) of an 
arriving fluxon. One can obtain from Eqs. (5) and (6) the 
condition to introduce an arriving fluxon into line 2 (line 
selection} , 
Y3 < 1 - 217/</Jo(YJ) + [4/tPo(Y,) )sin- 1 Y2 + Y2' (8) 
It can be seen by comparing Figs. 7(a) and 7(b) that the 
increase of II> 1 (Yl) does not effect the threshold values of 
line selection. Therefore, it suggests that the velocity of the 
fluxon propagating on line 1 is already saturated for fa J 
= 2.4-3.03 rnA. This possibility is also expected from the 
numerical calculation. 11 Hence it may be deduced that ifJo is 
independent of YI in this experimental condition, and that 
tPo has the same constant value in Figs. 7(a) and 7(b). 
Pair creation occurs in the higher bias region where the 
bias currents of the two output lines are roughly equal. It can 
be seen from Fig. 7 that the increase of lb 1 pulls down the 
threshold values for pair creations for Ibl and I b3 • If one 
assumes that a pair creation occurs when the conditions ob-
tained from Eqs. (5), (6), and (7) are satisfied both in lines 
2 and 3, the difference between the threshold values of pair 
creations in Figs, 7(a) and 7(b) cannot be explained, be~ 
cause tPo seems to have the same constant value in Figs. 7 (a) 
and 7 (b). The reflection occurring at the end of line 1 is 
considered to playa crucial role in causing a pair creation. A 
ftuxon reflects as an antifiuxon at an open end of a biased 
JTL. 5 In the case shown in Fig. 7, a reflection as an anti-
fluxon at the end ofline 1 causes a pair creation to satisfy the 
quantum condition. The reflection condition, whether a re-
flected wave grows into an antifluxon or not, depends on 
values of a bias current. The threshold value of the bias cur-
rent may be determined with Eq. (5) where i = 1 and </101 is a 
phase increment given by a reflected wave. When an arriving 
fluxon chooses line 2 as the propagating direction, tP02 in Eq. 
(6) is carried away by the fiuxon, but <,ho3 in Eq. (7) is not. 
Hence if we use 1;03 as a reflected phase CPO] , we can obtain 
Eq. (9) from Eqs. (5) and (7), 
(9) 
Equation (9) shows a threshold of pair creations and the 
decrease of threshold of Ib3 with increasing In \. 
The flux-flow state occurs in the highest bias region in 
Fig. 7. It is considered that an input fluxoD stops at the 
branch point in the lower bias region which is the blank area 
in the vicinity of the origin of Fig. 7. 
Figure 8 shows the numerical results of the functional 
testing for the phase distributing branch circuit as a function 
of the normalized line bias currents. It can be seen from the 
figures that the increase of 1 b 1 largely pull down the thresh-
olds afthe pair creation for fbI and Ib3' but that it does not 
largely pull down the thresholds of the single fluxon propa~ 
gation to the output lines. The numerical results agree quaI~ 
itatively with the experimental results. 
In Fig. 7 (b) the single fiuxon propagation region de-
noted by triangles which is located at higher bias current far 
line 3, and which is isolated by the flux-flow region seems to 
appear by the interference of the three bias currentslb t, I h2 , 
Nakajima et at. 953 























FIG. 8. Numerical results of operation margins of a p.d. branch as a func-
tion of two output-line normalized bias currents yz and y, for two values of 
the input-line nonnaJized bias curen! YI which are 0.5 and 0.57 for (a) and 
(b), respectively. X 0.00, and /::; denote the same operations of the p.d. 
branch as indicated in Fig. 7, respectively. 
and Ib 3' because it is expected that the occurrence of the 
flux-flow voltage changes the flow path of the bias currents. 
The difference between the experimental and the numerical 
results seems to be mainly caused by the interference and the 
nonuniformity of the bias currents, because the bias currents 
of our numerical calculation are held constant with respect 
to time, and uniform along each of line branches. 
C.ICFgate 
Figures 9(a) and 9(b) show the experimental results of 
the rCF gate. The measured circuit does not have a "Re" 
terminal, and it is composed of 41 4 X 4 pm2 junctions. The 
line branches for the input X, for the input Y, for the output 
A, and for the output B have 10, 10, 11, and 10 junctions, 
respectively. The loop inductance of each section is 0.63 pH, 
and each loop inductance has a damping resistance of 3.4 H. 
In Fig. 9(a) a single fluxon is given to the X input only. The 
horizontal and vertical axes show the bias current lb (A) for 
the line of the output A and the bias current II; (B) for the 
line ofthe output B, respectively. The bias current 1b (X) for 
the line of the input X is 2.8 rnA. The circles denote that the 
input fluxon is emitted from the output A only. The triangles 
denote that the input fluxon is emitted from the output B 
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FIG. 9. Experimental results of operation margins of a rCF gate. The ICF 
gate was operated as a p.d. branch in (a) where the branches X, A, and B 
indicated in Fig. 2 were used, and it was also operated as a p.c. branch in (b) 
where the branches X, Y, and B were used. The horizontal and the vertical 
axes show the bias currents of two output branches A and B in (a), and of 
two input branches X and Y in (b), respectively. X,., 0, and /::; (a) de-
note the same operations of the p.d. branch as indicated in Fig. 7, respective-
ly. X and ° in (b) denote a flux-flow state and a "PAN-OUT" operation, 
respectively. 
only. The solid circles denote the pair creations. The crosses 
denote the occurrence of the fiux-fl.ow states. It can be seen 
by comparison with Fig. 6 that the propagating region is 
asymmetrically divided in Fig. 9(a) which is expected from 
the composition of the ICF gate. In Fig. 9(b) a single fluxon 
is given to the input Y only. The horizontal axis shows the 
bias current Ib (X). The vertical axis shows the bias current 
Ib (Y) for the line of the input Y, which is automatically 
applied to the line of the output B. The circles denote the 
FAN-OUT operation. The crosses denote the occurrence of 
the fiux-flow states. Therefore the normal operation region 
for the bias current of the rCF gate is expected as following, 
1.0 mA<IbCA) <2.5 rnA and Ib(Y or B) <5.5 rnA at 
Ib (X) = 2.8 rnA. 
IV, CONCLUSION 
We have experimentally investigated the phase-mode 
Josephson digital circuits. The discrete Josephson transmis-
sion line (JTL), the phase-conserving (p.c.) branch of the 
JTL, and the phase-distributing (p.d.) branch of the JTL are 
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basic elements for the phase-mode digital circuits. The ex-
perimental results obtained by using Iosephson samplet"s, 
sense SQUIDs, and flux on generators have confirmed the 
AND (SET and RESET) operation and the FAN~OUT operation 
ofthe p.c. branch, and have also confirmed the FAN-IN, the 
line selection, and the pair-creation operations of the p.d. 
branch. And we have experimentally obtained the bias cur-
rent dependence of these operations. Finally we have pro-
posed the rCF (INHIBIT controned by a fluxon) gate which 
is a combination of the p.c. and p.d. branch, and which is a 
basic gate to construct a phase-mode information processor. 
We have obtained the experimental results to show that the 
rCF gate has the phase-conserving and phase~distributing 
branch characteristics. These experimental results indicate 
the basic possibility for a information processor composed of 
phase-mode Josephson digital circuits which may be a proto-
type of future quantum computer systems where physical 
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quantum states are employed as logic states of information 
processing. 
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